Intel Nehalem,六核心處理器細節PDF曝光

-Based on Intel Core microarchitecture.
-Two to eight cores.
-Integrated DDR3 triple-channel memory controller.
-Individual 256 KB L2 memory caches for each core.
-8 MB L3 memory cache.
-New SSE 4.2 instruction set, with the addition of seven new instructions for string and text processing, collectively called “Application Target Accelerators”.
-Two-way simultaneous multi-threading (SMT).
-Enhancements on the microarchitecture (4-way dispatch unit).
-Enhancements on the prediction unit, with the addition of a second Branch Target Buffer (BTB).
-A second 512-entry Translation Look-aside Buffer (TLB).
-Improved virtualization performance.
-New QuickPath external bus (two links per CPU socket).
-45 nm manufacturing technology.














2008-03-18 9:04 #1
限制級
您即將進入之討論頁 需滿18歲 方可瀏覽。
提醒:內容可能因過於寫實、驚悚而令人感到不舒服,是否繼續觀看?

根據「電腦網路內容分級處理辦法」修正條文第六條第三款規定,已於該限制級網頁,依台灣網站分級推廣基金會規定作標示。
評分
複製連結